





APN352

47 – 51 GHz

GaN Power Amplifier

PRODUCT DESCRIPTION

The APN352 GaN HEMT Power/Driver amplifier is a three-stage Single-ended power device, designed for use in 5G wireless and SatCom Terminals. To ensure rugged and reliable operation, HEMT devices are fully passivated. Both bond pad and backside metallization are Au-based that is compatible with epoxy and eutectic die attach methods.



X= 2.95 mm; Y= 2.00 mm



APPLICATIONS

- 5G Wireless
- Internet of Things (IoT)
- SatCom Terminals

PRODUCT FEATURES

- RF frequency: 47.2 to 51.4 GHz
- Linear Gain: 12-16 dB across the band
- P_{sat}: 10 Watt on wafer
- Die Size: 6.4 mm²
- 0.15um GaN HEMT Process
- 3 mil SiC substrate
- DC Power: 28 VDC @ 1.62 A

PRODUCT OPTIONS

OPTION	FIGURE	PART #
BARE DIE		APN352
BARE DIE + TAB		APN352TAB
BARE DIE + TAB + CAPACITORS		APN352TABC

EXPORT INFORMATION

ECCN: 5A991.g

HTS (Schedule B) code: 8542.33.0001



www.ngc.com

www.ngc.com/what-we-do/microelectronics-space-park/

Phone: (310) 814-5000 • Fax: (310) 812-7011 • Email: asmps-sales@ngc.com

Approved for Public Release: NG24-0994. © 2024 Northrop Grumman Systems Corporation

© Northrop Grumman Systems Corporation
Preliminary Information: The data contained in this document describes new products in the sampling or preproduction phase of development and is for information only. Northrop Grumman reserves the right to change without notice the characteristics data and other specifications as they apply to this product. The product represented by this datasheet is subject to the U.S. Export Law as contained in the EAR regulations.

**NORTHROP
GRUMMAN**

APN352

47 – 51 GHz

GaN Power Amplifier

ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Drain Voltage	28	V
Gate Voltage Range	-8 to 0	V
Drain Current	2100	mA
Gate Current	0.84	mA
Soldering Temperature	320	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Value	Unit
Drain Voltage Range	20 - 26	V
Gate Voltage Range	-5 to -3	V
Stg 1 Drain Current (Idq)	200	mA
Stg 2 Drain Current (Idq)	528	mA
Stg 3 Drain Current (Idq)	960	mA

ELECTRICAL SPECIFICATIONS

Parameter	Min	Typical	Max	Unit
Operational Frequency	47		51	GHz
Small Signal at 28V				
Small Signal Linear Gain	14		22	dB
Input Return Loss	-9		-4	dB
Output Return Loss	-32		-7	dB
On-Wafer Pulsed Power at 28V				
Psat (at 25 dBm)	39.2	40.5	41.8	dBm
Power Gain (at 25 dBm)	14.3	15.5	16.8	dB
PIdb	38	40	42	dBm
PAE (at 25 dBm)	11.5	20.3	22	%
Max PAE	13.2	20.7	22.5	%
Fixtured CW at 20V, 25°C Case Temp				
Psat (at 25 dBm)	36.9	37.4	38.5	dBm
Power Gain (at 25 dBm)	11.9	12.4	13.5	dB
PAE (at 25 dBm)	9.3	11.4	14.2	%
Max PAE	3.8	11.8	14.2	%
Drain Voltage		26		V
Stage 1 Gate Voltage		-4.155		V
Stage 2 Gate Voltage		-4.155		V
Stage 1 Idq		200		mA
Stage 2 Idq		528		mA

Page 2

www.ngc.com

www.ngc.com/what-we-do/microelectronics-space-park/

Phone: (310) 814-5000 • Fax: (310) 812-7011 • Email: asmps.sales@ngc.com

Approved for Public Release: NG24-0994. © 2024 Northrop Grumman Systems Corporation

© Northrop Grumman Systems Corporation

Preliminary Information: The data contained in this document describes new products in the sampling or preproduction phase of development and is for information only. Northrop Grumman reserves the right to change without notice the characteristics data and other specifications as they apply to this product. The product represented by this datasheet is subject to the U.S. Export Law as contained in the EAR regulations.

**NORTHROP
GRUMMAN**

APN352


47 – 51 GHz

GaN Power Amplifier


Pulsed On wafer measured Performance Characteristics (Typical Performance at 25°C)

$V_d = 28.0\text{ V}$, $I_{d1} + I_{d1a} = 520\text{ mA}$, $I_{d2} + I_{d2a} = 2100\text{ mA}$. *


Small Signal Gain vs. Frequency




Large Signal PAE, Gain, PSAT vs. Frequency



Input Return Loss vs. Frequency



Output Return Loss vs. Frequency



Page 3

www.ngc.com

www.ngc.com/what-we-do/microelectronics-space-park/

Phone: (310) 814-5000 • Fax: (310) 812-7011 • Email: asmps.sales@ngc.com

Approved for Public Release: NG24-0994. © 2024 Northrop Grumman Systems Corporation

* Pulsed-power on-wafer

© Northrop Grumman Systems Corporation

Preliminary Information: The data contained in this document describes new products in the sampling or preproduction phase of development and is for information only. Northrop Grumman reserves the right to change without notice the characteristics data and other specifications as they apply to this product. The product represented by this datasheet is subject to the U.S. Export Law as contained in the EAR regulations.

**NORTHROP
GRUMMAN**

APN352


47 – 51 GHz

GaN Power Amplifier


Fixture measured Performance Characteristics (Typical Performance at 25°C)

$V_d = 20.0\text{ V}$, $I_{d1} = 520\text{ mA}$, $I_{d2} = 2100\text{ mA}$


POUT and Gain vs. PIN




PAE, Gain, POUT vs. Frequency



PAE vs. PIN



ID1, ID2 vs. PIN



Page 4

www.ngc.com

www.ngc.com/what-we-do/microelectronics-space-park/

Phone: (310) 814-5000 • Fax: (310) 812-7011 • Email: asmps.sales@ngc.com

Approved for Public Release: NG24-0994. © 2024 Northrop Grumman Systems Corporation

© Northrop Grumman Systems Corporation

Preliminary Information: The data contained in this document describes new products in the sampling or preproduction phase of development and is for information only. Northrop Grumman reserves the right to change without notice the characteristics data and other specifications as they apply to this product. The product represented by this datasheet is subject to the U.S. Export Law as contained in the EAR regulations.

**NORTHROP
GRUMMAN**

APN352

47 – 51 GHz

GaN Power Amplifier

DIE SIZE AND BOND PAD LOCATIONS

$X = 2950 \mu\text{m} \pm 25 \mu\text{m}$

$Y = 2000 \pm 25 \mu\text{m}$

DC Bond Pad = $100 \times 100 \pm 0.5 \mu\text{m}$

RF Bond Pad = $100 \times 100 \pm 0.5 \mu\text{m}$

Chip Thickness = $75 \pm 5 \mu\text{m}$


BIASING/DE-BIASING DETAILS:

Bias for 1st stage is from top.

The 2nd stages must bias up from both sides.

Listed below are some guidelines for GaN device testing and wire bonding:

- Limited positive gate bias (G-S or G-D) to $< 1\text{V}$
- Know your devices' breakdown voltages
- Use a power supply with both voltage and current limit
- With the power supply off and the voltage and current levels at minimum, attach the ground lead to your test fixture
 - Apply negative gate voltage (-8 V) to ensure that all devices are off
 - Ramp up drain bias to $\sim 10\text{ V}$
 - Gradually increase gate bias voltage while monitoring drain current until 20% of the operating current is achieved
 - Ramp up drain to operating bias
 - Gradually increase gate bias voltage while monitoring drain current until the operating current is achieved
- To safely de-bias GaN devices, start by de-biasing output amplifier stages first (if applicable):
 - Set gate voltage back to pinch-off (-8 V)
 - Gradually decrease drain bias to 0 V
 - Gradually decrease gate bias to 0 V
 - Turn off supply voltages
- Repeat de-bias procedure for each amplifier stage



Page 5

www.ngc.com

www.ngc.com/what-we-do/microelectronics-space-park/

Phone: (310) 814-5000 • Fax: (310) 812-7011 • Email: asmps.sales@ngc.com

Approved for Public Release: NG24-0994. © 2024 Northrop Grumman Systems Corporation

© Northrop Grumman Systems Corporation

Preliminary Information: The data contained in this document describes new products in the sampling or preproduction phase of development and is for information only. Northrop Grumman reserves the right to change without notice the characteristics data and other specifications as they apply to this product. The product represented by this datasheet is subject to the U.S. Export Law as contained in the EAR regulations.

**NORTHROP
GRUMMAN**

APN352


47 – 51 GHz

GaN Power Amplifier

RECOMMENDED ASSEMBLY NOTES

1. Bypass caps should be 100 pF (approximately) ceramic (single-layer) placed no farther than 30 mils from the amplifier.
2. Best performance obtained from use of <10 mil (long) by 3 by 0.5 mil ribbons on input and output.
3. Part must be biased from both sides as indicated.
4. The 0.1uF, 50V capacitors are not needed if the drain supply line is clean. If Drain Pulsing of the device is to be used, do **NOT** use the 0.1uF, 50V Capacitors.

GENERAL DIAGRAM SYMBOLS



MOUNTING PROCESSES

Most NGSS GaN IC chips have a gold backing and can be mounted successfully using either a conductive epoxy or AuSn attachment. NGSS recommends the use of AuSn for high power devices to provide a good thermal path and a good RF path to ground. Maximum recommended temp during die attach is 320 °C for 30 seconds.

Note: Many of the NGSS parts do incorporate airbridges, so caution should be used when determining the pickup tool.

CAUTION: THE IMPROPER USE OF AuSn ATTACHMENT CAN CATASTROPHICALLY DAMAGE GaN CHIPS.

PLEASE ALSO REFER TO OUR “GaN Chip Handling Application Note” BEFORE HANDLING, ASSEMBLING OR BIASING THESE MMICS!

SUGGESTED BONDING ARRANGEMENT

